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Abstract 
A tunable switched resistbr state variable filter • 1S 
presented as an alternative to the switched capacitor 
approach. The goal is to produce a widely tunable structure 
. 
with better linearity and dynamic range than is Presently 
available. As in the switched capacitor approach, the 
integrator time constants in the state variable filter-are 
• 
varied to affect tuning. Unlike the switched capacitor 
filters, however, clock duty cycle, and not f~equency, 
controls the filter parameters. In all experiments Q was 
held constant while cutoff frequency was varied. 
An analysis of the filter is given in both the frequency 
. 
do~ain and the time domain. The analysis points out the 
need for high sampling (clock) frequency to passband 
frequency ratio in order to minimize errors associated with 
the sampling process. In both types of analysis it is found 
that the switched integrator portion of the filte~ can be 
modeled as an equivalent circuit of fixed time constant for 
a particular clock duty cycle. 
r 
Two types of circuits are described which implem~nt this 
design approach. One type uses bipolar junction transistors 
(BJT's) to gate signal current to the integrators~ Another 
1 
.,,. . 
·1 
ft . 
. 
circuit type uses CMOS transistors as an analog switch to 
gate the signal to th8 integrator stages. Both circuit 
types produced excellent results with wide tunable range, 
low distortion and low noise. The BJT circuit was the 
better of the two designs investigated. Both designs had 
wider tunable lower clock 
• noise, and better range, 
distortion characteristics --than typical switched capacitor 
filters. 
.., 
2 
,, 
. I 
..• 
II. Introduction 
. Many signal proce~sing applications require a variable 
filter characteristic from a 
Instrumentation, communications, 
single 
. 
and audio 
circuit. 
signal 
processing are fields which use tunable filters from time 
to time. Historically, the basic approach to filter tuning 
is to alter discrete component values in the filter 
circuit. However, the past decade has produced technologies 
allowing filter tuning using an electrical control signal • 
At present the popular approach to tunable filters • 1S 
the switched capacitor filter. Switched capacitor filters 
use capacitor switching to control current flow in various 
circuit branches of a state variable filter topology. The 
typical switched.capacitor filter provides low-pass, high-
pass, bandpass and notch filter characteristics, with 
variable cutoff/center frequency and Q, on a single 
integrated circuit. Tuning is accomplished with both 
external resiGtors and a variable clock frequency. The RU-
5621 by RG&G Reticon is a typical switched capacitor 
filter. It has a dynamic range of up to 87 dB and a Q which 
is adjustable from 0.5 to 500. Harmonic distortion is -58.0 
dB. Unfortunately these dynamic range and distortion 
specifications are only achieved for a clock frequency to 
\ 
.. 
.. ) 
\ . 
I ., 
~ • •l\ 
center frequency ratio (fc/fo)· of 50 to 1 and for a Q equal 
to 1. The performance is degraded for higher Q' s and l.ower 
or higher fc/fo.[l] 
This· thesis presents an alternate approach to tunable 
filter design. A circuit which uses a gating function to 
., 
modulate signals in the integrator stages of a state 
variable filter is described. Tuning is accomplished by 
pulse width modulating a constant clock signal which 
controls the gating of the integrator stages. The circuit 
design and the mathematical analysis 
sections III through VII of this paper. 
are presented • in 
Section III of this paper discusses the state variable 
filter topology. The switched capacitor filter is based on 
a state variable filter topology for good reason. The state 
variable filter is the only topology which allows the Q and 
the center/cutoff frequency to be adjusted independently. 
Also, the highpass, lowpass, bandpass and notch filter 
characteristics are all available with the same circuit. 
For these same reasons the state variable filter is the 
topology used in the switched integrator filter of this 
thesis. 
[l] EG&G Reticon. RU5620,RU5621,RU5622 data sheets from 
"Analog Signal Processing Products" data book, Sunnyvale, 
CA. 1984 
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Section IV begins with the concept of periodically· 
switched integrators. Switched.integrators are analyzed in 
both the time domain and the frequency domain to show that 
the switched integrator can be modeled with, an. equivalent 
integrator circu~t without switches. A time domain analysis 
is then presented for the state variable filter as a whole 
with switched integrator stages. 
Two different circuit implementations of the switched 
integrator filter are discussed in section v. One method 
uses bipolar junction transistors to gate the current to 
the input of the integrator stages. The second method uses 
· CMOS transistors as analog switches to gate the integrator 
inputs. Both circuit implementations were built in the lab 
and their performance measured. They provided well behaved 
transfer characteristics with good noise and distortion 
measurements. The measured data is presented in section VI. 
Section VI also compares both circuit~implementations with 
each other and with the theory developed earlier. 
The paper concludes,in section VII,with a discussion of 
how switched integrator filters may be developed further to 
provide a tunable filter with characteristics comparable 
with that of switched capacitor filters but with more 
tuning flexibility. 
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-1II. State Variable Filter Topology 
This section describes state variable filters. and why 
they are are suited for tunable filter applications. As 
mentioned previ·ously, the state variable topology is used 
in switcned capacitor filters. This topology allows for 
independent adjustment of filter Q and center/.cutoff 
. . 
frequency. Also the sta.te variable filter may be configured 
for high-~ass, low·-pass, bandpass, notch and allpass filter. 
responses, In addition, this topology is.known for its low 
sensitivity. The nature of the tuning and Q independence 
combined with the various functions available explain why 
the stat~ variable filter is referred to as the universal 
filter. 
The state variable filter's name is derived from the 
fact that state variable methods of solving differential 
equations • in employed the development of the are 
realization.[2] A block diagram of a state variable filter 
configuration is shown in figure 1. Summing blocks, • gain 
blocks and integrator stages are used to realize the 
desired response. This particular configuration provides 
all the transfer functions listed in table 1. Tuning of 
[2] F. W. Stephenson, RC Active Filter Design Handbook, 
John Wiley & Sons, New York, 1985. pg 213 
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Vb 
Vh 
Vn 
F·tg 1. Blot.k Diagram, State Variable Filter 
\ 
"· 
Response 
Highpass (Vh/Vi) 
., 
B:a:n:d:p'·a_s_s _(V.-b./V\i) 
.Low·.·.·a:ss· (.-v·1_1·_·-v __ ·i \· 
..... p ., .. - / 
:Ntrt,c.·h :(v·--n / v·i _) 
Transfer Function 
s 2 + ]As + "y 2 
.. 
YAs 
s 2 + YAs + Y2 
-a.:2 + YAs + Y2 
2 y2 s + 
s
2 + YAs + Y2 
Table 1. Block Transfer F~nctions 
; . . ' 
~ , .... 
l 
Vl 
"':--, 
. ·,· "' ,"'I·,., : ,.,. 
1. - • 
.. 
these filters the • integrator • is done by varying Y 
' . 
stages. The filter Q is changed·by adjusting A. 
Figure 2 is a circuit realization of the filter block 
diagram shown in figure 1. Operational amplifiers OA2 and 
OA3 provide the integrator stages. The integr~tor time 
constant is adjusted with R2 and c. The input ' summing 
stage and the gain stage are combined in OAl. Th~ transfer (1 
\\ 
functions in table 1 can be related to th~ circuit 
parameters in figure 2 using 
We = 1/R2*C= Y 
Q = 1/A = R/Rf. 
EQ. 1 
The transfer functions for the circuit of figu~e 2 are 
shown in table 2. 
..... 
It is observed from EQ. 1 above that Q and W~ may each 
be adjusted without affecting the other. This i~dependent 
nature of Q and We makes this filter configuratio~ ideal as 
a tunable filter. Filter Q may be held constant as y, is 
varied to change We. Similarly, Q adjustment will not 
affect We of the filter. 
' 
The performance outlined above assumes the us~ of ideal 
op-amps. The use of non-ideal op-amps in th- circuit 
8 
·1 . . ' 
.  
. ,· _:f: ,, .. : ~ .. 
• 
R Rl C 
Vi 
R2 
,, 
-
\ 
OAl 
-
-
Vn 
R2 
Rl 
.. 
• 
Vl -
Response Transfer Function 
Highpass (Vh/Vi) 
(Rf/R)s 2 
·" 
• 
'L.c,w·p.a.s-S :(V· l ./ v·1) 2 ----- . ·. 2 
s +(Rf/·~)s+(I'fR2C} 
Table 2. Circ,u~t. T·ransfer Func.ti-o'-ns 
9. 
. ) 
, 
-
design of figure 2 will Op-amp limitations. • impose 
compensation, either internal or external, will alter the 
overall transfer function. This will affect performance 
when the filter is designed for.high Q or high frequency 
operation. In addition to bandwidth product 
limitations (function of the compensation), other op-amp 
nonidealities which affect performance are DC open-loop 
voltage gain, input bias currents, input offset voltage and~ 
slew rate. 
_, 
In practice, high Q 9peration will affect performance in 
-
many ways. Higher Q operation will deteriorate noise and 
sensitivity properties of the filter. The independen~e of 
the Q and we adjustments is also affected due to the finite 
gain bandwidth product of the nonideal op-amps. This type 
of filter degradation often results in Q enhancement. This 
is a problem with large Q values because the filter will 
become unstable. However, within certain. limits of Q and We 
the filter's performance is close to the ideal frequency 
response and op-amp nonidealities are of little concern. 
Clearly, the state variable filter topology used for the. 
switched integrator filter of this thesis is a good choice. 
The availability of several transfer functions combined 
with independence of Q and We adjustments are significant 
10 
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advantages. The low sensitivity is also a benefi·t. The· use 
of non-ideal op amps may have an effect upon the overall 
design but they will have a minimal impact for filters 
most .applications. 
·i:- . 
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IV. State Variable Filter with Periodically switched· 
Integrators • 
.. As shown in the previous section, state variable filters 
are t~ned by adjusting the integrator time constant of each 
integrator stage·. Any approach to a tunable state variable 
filter will involve adjustment of these integrator 
stages. In this section the basic integrator is described 
and the effects of switched integrator inputs on the 
integrator time constant are developed. 
The basic inverting integrator circuit shown • 1n • 1S 
figure 3. The transfer function is given by Eq 2. 
'\"'-- -· H(s) = - Y /s Eq. 2 
. -, 
\ where Y= 1/RC 
'
1
• The Laplace term 1/s corresponds to integration in the time 
domain. That is the output voltage of this integrator at 
any time tis expressed as 
t 
Vo(t) .= - Y Vi(t)dt Eq. 3 
-oo 
The term 1/Y = RC is known as the integrator time constant 
and is directly related to filter tuning 
By varying yin both stages of the state variable filter 
(fig. 2) simultaneously, the cutoff frequency for low-pass 
or high-pass filters and the center frequency for band-pass 
12 
\ 
• 
• 
' 
.. 
. ' 
Vi(t) 
H(W) 
C 
-
-
Fig 3. Integrator Circuit 
I 
I. 
Vo(t) 
.,__ _________ ....._ __________________ -+-----~--•~ log(W) 
Fig 4. Tunable Filter Spectrum 
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or notch filters is changed. As mentioned previous'ly, Q is 
not affected by this tuning, thus a geometrically similar 
'\ ) 
filter characteristic is translated to a different portion. 
of the frequency scale by adjusting. Y (see fig. 4). To 
\ I • ,/1 . 
allow for a continuously adjustable frequency response, an 
input gating signal is considered ,;-~--~"'ea~s of effectively 
changing Y. 
An integrator with an input switching network is shown 
in figure 5. For now the input switch can be assumed to 
. 
have a zero on resistance and an infinite off resistance. A 
high frequency periodic switching signal with variable duty 
cycle is used to control the switch. The high frequency 
switching will effectively gate the signal source creating 
a sampled current data signal • 
. 
The . . ~ integrator~of figure 5 now operates on the sampled 
data signal. Under these conditions, Eq 3 becomes 
t 
Vo(t) - -Y Vi(t)G(t)dt -
-00 
where l,nT< t ~ nT +T 
G(t) I - I 
o,nT + r< t < ("n + l)T 
-
The integration of Eq 4 can be represented as 
Eq. 4 
shown • in 
figure 6. By assuming that the change in v(t) is.very small 
14 
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--- . .. -- . ·-·-··---------------"---··-·--- .. -·-··--··-- - - . 
-·· --·------·-···· --~-.. ' . . ..~-
'" - -- - . -- . - ' .. -- - ------ --- . - - .. _,,. . . . . . . , 
V(t) 
j ' 
• 
-i 
"' 
I I I . 
I I 
I I I ' .. J. 
G(t) 
Vi(t)O~----'~,--~ 
R 
C 
-
-
Fig 5. Switched Integrator Circuit 
V (t) 
Y' 
, 
I' 
I 
I 
-
t 'f T 
·~ 
~ 
• ..... 
. "' . . . ., 
I 
I 
I . I 
I I 
. 
j { . I I j 
' -.. 
t T' 
Vo( t) 
.. 
t 
t 
Fig ij. Integration of Sampled Data Signal 
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from one clock per;iod to the next, the integral over one 
clock period can be very closely appr9ximated by 
to+'T 
,. 
' ' 
avo(t) = -Y Vi(t)G(t)dt ~ -TY Vi(to) 
' 
Eq 5 
to 
This is equivalent to an unsampled systelll)lith a different 
' Y .. The integral of the same input function of Eq 5 in an 
equivalent system without gating is given·by 
to+T 
AVo(t) = -Y' · t y' · '-.I V1(t)d ~ - TV1(to) Eq 6 
to 
ti 
For any clock period where v(t) does not change very much 
then solving for y' gives y' = Y T/T. Therefore 
avo(t) = - Y ( T/T) 
to+T 
Vi(t)dt 
to 
Eq 7 
This is equivalent to linearly scaling the original 
integrator function of Eq 3 by a ratio equal to the duty 
cycle of the gating signal. There • associated 1S an error 
with this result, but figure 6 shows that as the 
' 
. .._ 
....... 
signal sampling frequency • increased the input change 1S 
. . ,. .,..,. 
,. 
-~ .. ' 
• 
.I 
within one clock period will become less. By extrapolting 
beyond one clock period to include all periods up through 
) 
t, the result becomes 
.. 
Vo(t) = - Y ( 'I/T) 
t 
Vi(t)dt + E Eq· 8 
-00 
The term E represents the error in the above approximation 
and will become smaller as the sampling period • 1S 
decreased. Also E will decrease for larger duty cycles 
since more of the original input signal is included in the 
integration. Additional information describi~g Eis • given 
elsewhere in this paper but an explicit solution will not 
be derived. 
-
- .. 
/ 
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IVa . Frequency Domain Analysis_ 
Another perspective on the switched integrator, • 1S 
described here. In this section the process of gating the 
.j. 
input to an integrator is viewed as a sampling process ,:· and 
the analysis is done in the frequency domain. The effects 
of • using non-ideal 
,. 
switching are introduced in · this 
section. 
.. 
The frequency response of the standard integrator 
circuit is shown in figure 7a. Higher frequency components 
are attenuated a::rid the whole spectrum is scaled by y • Th_e 
spectrum of a typical bandlimited signal and of a gating 
· signal are shown in figure 7b and 7c respectively. 
Multiplying the input sign~l by a gating signal corres-
ponds to convolving their spectra in the frequency domain. 
. 
The effects of convolution are shown graphically in figure 
7. The resultant baseband signal is a scaled version of the 
original signal. The scaling factor is T/T which comes 
from the DC component of the gating signal spectrum. 
Applying 
integrator 
the 
• 1S 
resulting sampled data signal to the 
shown • 1n figure 7d. The result is the 
original spectrum scaled both by Y/s and by 7'/T. 
,., 18 
.,·, 
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ll . 
• 
H(s) 
1 - -
I 
I 
y 
" 
's 
a. Integrat-0r Spectrum. 
H(s) 
TIT 
~_._ _____ ...... ______ ___.......,.g 
c~ Gating Spectrum 
"f~ .... ,• .,, 
i •• 
~-_ .... __ ._,a,....:..,..:....,;:.....;..J, ___ ~. 
b. Baseband Spectrum 
I 
/ 
I 
I 
H(s) 
I ' 
I \ 
\ 
\ 
d. Result 
\ 
' 
s 
s 
Fig· 7. Frequency Domain Convolution 
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·An added benefit of the 1/s <::haracteristic of · the 
integrator transfer function is that the high·er frequency 
components of the sampled data signal are attenuated by the 
integrator. These higher fr~quency components are related 
to the time function E described ea~lier (Eq 8). As the 
sampling frequency is i·ncreased the high. frequency 
components are reduced which corretsponds to the earlier 
-
analysis calling for high frequency gating to minimize E. 
As can be seen from figure 7, any spectral energy in the 
signal source of frequencies near the sampling frequency 
will be modulated into the basebana. Therefore, Nyquist 
requirements must be met for a band-limited signal source 
and a sampling frequency of at least twice the signal 
source's highest frequency component is required. 
An equivalent baseband transfer function for the circuit 
of ,-figure 5 is given by Eq 9. 
I 
f 
Hl(s) = -Y /s 
I 
where , Y = ( r }' ) /T 
or Y == T/(ROT) 
Eq. 9 
.By replacing the integrators in the state variable filter 
af figure 2 with the integrator d~saribed by Eq 9, a tuna-
ble filter charactistic is realized. Using ~ ideal 
20 
. "" 
, 
• 
. - -.__.,...._. -----
' 
components, We of the filter can be variable from zero to 
1/RC by 
percent. 
• using a duty cycle ranging 
.. 
~I 
from zero to 100 
It is more realistic to·assume the switch to have a non-
zero on .resistance and a finite off resistance. This • 1S 
modeled in figur6 8 with an ideal switch connected to 
exp~icit resistors representing the on and off resistance 
of the non-ideal switch. Since the switching is performed 
in a resistive circuit branch there are no energy storage 
considerations with the switching action. 
The circuit in figure 8 is a close approximation to 
one using an analog switch in the integrator. This circuit 
is a summing integrator with one input gated through the 
.. 
off resistance and an identical input gated through an on 
resistance. The gating in each branch is identical to that 
described previously. The transfer function of this circuit 
will be the summation of the two transfer functions 
considering .,., each resistor path independently and • 1S 
4 
described in Eq 10. 
H(s) = ((T-7')/TCRoff + (7')( 1/TCRonC)(l/s)' Eq. 10 
-
or H(s) = - Yequiv (1/s) 
where Yequiv = (1/TC) { (T-'r /Roff)+('( /Ron)} 
2.1 
,,.,, . .,, .. ,-..... ,., . ., ........ ~ ....... :--..... ~ . 
. .,.. . . . . - . " . ~ 
'\\ 
G(t) Roff C 
• 
Vi(t) 
Ron 
Vo(t) 
-
-
Fig 8. Integrator Switch Model 
• 
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The real limits of the actual filter tunab'le range will 
be a direct result of the switching mechanism. Considering 
the values for Yequiv from Eq 10, a tunable filter can be 
realized with We variable from 1/Ronc to 1/RoffC. 
. ,. 
.. 
:.2:3: 
• 
' I 
-. - . ·-··- ·---~--· -- . ----
. . 
IVb~ Time Domain Analysis 
.•.. -
.,. 
0 . 
. ·-· . 
... ti 
Having looked at the switched integrator by itself, the· 
performance of the state variable filter as a whole • using 
switched integrator . structures is now presented • using a 
.state space approach. After the state equations are, 
defined, a time domain analysis is ' given following a 
technique presented by Liou [3].The result is then related 
to the frequency domain. 
A state space analysis is performed by reducing the 
.. 
circuit to resistors, capacitors and dependent sources and 
solving • using a state variable approach. The switched 
integrator circuitry of the filter is transformed to a 
suitable form as shown by figure 9. Rx and Ry are connected 
to virtual ground. The current through Rx or Ry is equiva-
lent to the current through c, due to virtual ground, and 
the output is an ideal voltage source with an output equal 
to the voltage across c. Op-amps which function as summing 
circuits are represented as cascade~ dependent sources as 
shown in figure 9b. Using the circuit transformations of 
figure 9, the state variable filter circuit of figure 2 can 
be represented as shown in figure 10. 
[3] Ming-Lei Liou, "Exact Analysis of Linear Circuits 
Containing Periodically Operated Switches 
Applications,"IEEE Transactions on Circuit Theory,Vol. 
19, March 1972, pp. 146-154. 
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The switching signal is applied with period T. During Tl 
the ci~cuit assumes one configuration with resistor Rx and 
duri·ng 72 the circuit assumes another with resistor Ry. 
This leads to a time varying state equation. During any 
given ~witching period a linear circuit may be represented 
by the state and output equations 
.. 
-• 
Ak Xn,kCt) - -xn,kCt) - + Bk U(t) 
Eq. 11 
- - - - -Yn,k(t) - ck Xn,kCt) + Dk U(t) -
where the k subscript represents which of the two circuit 
configurations is being described and then subscript • 1S 
for the nth switching period. For the configuration of 
figure 10, Ak,Bk, Ck, and Dk are real matrices and 
- -
Vcl (t) 
X l (t) = xn,z(t) -n, Vc2(t) 
.. 
Y n, 1 (t) - Yn,z(t) - [vo (tij Eq. 12 
_.,-. I 
U(t) - [vi ctij -
For th,e bandpass function, vo = v2 in figure 10. 
There are only two possible circuit configurations and 
they can be represented by two sets of state equations of 
,. 
equal dimension. With the circuit configured as isolated 
dependent sources, I the state equations can be found in a 
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straightforward manner. First looking at the configuration 
during Tl with Rx switched into the circuit, the state 
variables are 
x 1 = Vcl(t) and x2 = Vc2(t) 
so *1 = -(A/RxC)X1 + (l/RxC)X2 - (1/RxC)Vi 
and x2 = -(1/RxC)x1 
giving the first set of state eqUations 
x1 -A/RxC . 
-
-
-1/RxC 
1/RxC 
0 
Y(t) = [-1 O] 
+ 
A/RxC 
0 
where U(t) = Vi(t), Y(t) = Vo(t) 
Eq 13 
U(t) 
Eq 14 
The second set of state equations is found in the exact 
same way, yielding 
x 1 -A/RyC 
-
-
-1/RyC 
1/RyC 
0 
Y(t) = [-1 O] 
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A/Rye 
0 
U(t) 
Eq 15 
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Following . Liou' s -analysis, the 1State variable 
transitions at the switching instants ( Un J. u n, 3 ) are given 
- -~) ?/ by 
X n, 2 ( an, 2 ~ = F 2 Xn, 1 C <1 n, 2 ) + G2 ij ( .,.n, 2 ) 
.. 
X n + 1 , 1 ( CT n , 3 ) = F 3 X n , 2 ( er n , 3) + G 3 U ( O' n , 3 ) 
The circuit has two discrete configurations, one 
configuration • using Rx and the other • using Ry. The 
capacitor charging current will experience a step change at 
switching instants, but since capacitor voltage • 1S 
proportional to the integral of the charging current there 
is not a step change in capacitor voltage. Since there are 
no step changes in the state variables at switching 
instants, the state variables are continuous and no impulse 
functions are required to represent the state equations at 
switching instants. The matrices F2, F3, G2 and G3 are the 
switching transformation matrices describing the changes to 
state variables at the switching instants and can be solved 
algebraically using Eq 16 to give 
x,_n,2<un,2) = xn,1<un,2) 
·xn+1,1<un,3) = Xn,2<un,3) 
$0 F 2 = P 3 -= I and G 2 = G 3 = [o] 
where f i identity matrix 
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Th' solution to thes·e equations is found by considering· 
inputs of the type 
U(t) = u ept 
=:~ 
Eq 18 
,a 
where p is a complex number and U is a constant complex 
vector. Using this type of input encompasses cisoidal and 
exponential signals. 
The solution given the input of Eq 18 can be derived for 
\ 
each portion of the nth switching period as 
-
0 n , k< t ~ CTn, k+ I Eq 19a 
-
where exp[Ak(t- a- k ) ] is the transition matrix and n, ) 
Eq 19b 
., 
', 
By solving a matrix difference equation relating the 
state vectors at the beginning of each switching period 
Xn+iJCn+l)T] = MXn,l(nT) + fi(nT) Eq 20 
,• 
. ,·' ::. . ··:' '' ··. .1· '.•; .. '•-' .. ~..:'' 
\ 
" 
where 
M = I exp(X1 r 1) exp(X2 Tz) and ii(nT) = ii exp(pnT) u 
and H = exp(X2 7 2 ) (A1 -pi)-1 [exp(A1 7 1 ) - exp(p r 1 ) i] B 1 
' I 
+ exp(p'Tj_) (X2-pI)- 1[exp(A2 7'2 ) - exp(p72 ) I] 8 2 
.. (. 
The solution to 20 can be found as 
Xn,l(nT) = Mn [X0 , 1 (o) - J UJ + J exp(pnT) U 
~ = [exp(pT) f - i]-IR~ Eq 21 
where the first term is the system natural response at the 
nth time interval and the second term • is the forced 
response. The forced response is related to a form of the z 
transform by substituting z = exp(pT) giving 
- - - -1-J = (Z I - M) H( Eq 22 
comparing equations 18 and 21 indicates that the term. J. ·l.-s 
the transfer function. 
The mathematics can be simplified by assuming that Tis 
, 
very small. Therefore exponents can be simplified as 
V \ 
• 
• 
. ,. 
.... 
... 
, I 
The error in this assumption will decrease as the sampling 
rate increases. Therefore .. '·. 
Eq 23 
If we let Aequiv = X2cr2/T)+A 1(T1/T) which represents a 
weighting of each of the two state matrices by the fraction ~-
of time it is applicable in the circuit, then 
\ 
J = (pl - Aequiv] Bequiv + llJ 
where Eq 24 
-A/CReq 1/CReq 
- . Aequiv 
-1/CReq 0 
with 1/Req = 7j_/TRx + 7i/TRy -
and Bequiv = [(7i/T) B1 + (7i/T) B2] 
The form of Aequiv is identical to the form of the state 
matrix for an unswitched state variable circuit where 
Requiv is the resistor associated with each integrator. The 
switched ~ integrator response may be modeled as an 
unswitched response using an equivalent resistance. This 
equivalent resistance is represented by the time weighted 
average·of the two possible integrator resistor values. ( . 
. -It 
. • ! 
or 
.. 
The term which we ignored in Eq 23 above is 
aJ = (pI - Aequiv)-1 ( T 1 72· /Tr) [X2 'B1 + pB 2 ] 
AJ =TJ(p! - Xequiv)~l( T1/T) (Az B1 + pBz)] 
so llJ=ocr2> =o(T> 
This term explains some of·the distortion of the ideal 
filter -shape. The linear approximation of exponents also 
causes some error in the analysis. These error terms will 
disappear as T approaches zero. For cases where the filter 
passband to sampling frequency ratio is very small the 
response will be very closely approximated by Eq 24. The 
I 
constraint for a high sampling frequency is similar to 
typical design constraints for switched capacitor filters. 
Throughout section IV, several approaches to analizing 
switched integrators were discussed. The tunability of 
state variable filters using switched integrators has been 
demonstrated mathematically. Predictable control over the 
filters center/cutoff frequency is accomplished by varying 
the duty cycle of the control signal to the switched 
int~grators. The need for high frequency sampling in order 
,./ 
to reduce errors due to sampling has also been discussed. 
From these discussions, it is expected _that a circuit 
implementation of the switched integrator tunable filter 
may be realized. 
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-} .· V. c·ircui t Implementation I' 
•. '\.i1f ' As discussed I l.n the • . previous sections, any 
implementation of as-itched integrator may be modeled as a 
switching between th& on and off resistance of the switch 
in the input branch Qf the integrator. The limits of the 
tµnable range will depend on the difference between the on 
and off resistance of the switching mechanism. This section 
--
describes two diffe~ent circuit implementations of the 
switched integrator. one method uses bipolar junction 
transistors to gate c~rrent to the input of the integrator. 
The second method use~ CMOS transistors as analog switches 
to gate the integrate~ inputs. This section first discusses 
design goals based on the performance of switched capacitor 
filters. The BJT a~d the CMOS implementations of the 
switched integrator fllter are discussed. 
The basic circuit architecture used for the switched 
integrator filter • 1s; the same as the circuit shown • 1n 
figure 2. Switching circuitry is added to both integrator 
stages and both stage~ operate synchronously. The filter is 
tuned using pulse width modulation of the switching signal 
(clock) as described ln previous sections • 
. .
34 
. ....... -, . 
---- .:.:, .... 
- " .. ·-·~, 
One of the most popular ways of implementing a tunable 
filter is the switched.capacitor filter. Fbr this reason 
the typical characteristics of the switched capacitor 
filter (or SCF) are used as a basis for comparison to the 
switched integrator filter (or SIF). This comparison also 
suggests basic design goals for the SIF. 
Certain similarities exist between the switched 
integrator filter presented here and the switched capacitor 
filter. Both types operate on sampled data signals 
requiring· clock rates greater than the Nyquist· frequency. 
The accuracy of both filter types is dependent on the clock 
frequency. However, the switched capacitor filters are 
limited essentially by the time required to completely 
transfer the charge from one capacitor to another.[4] 
The requirement for complete charge transfer is limited 
by op-amp capabilities. For switched capacitor filters 
"high frequency applications will require op amps with 
larger GBP's (Gain Bandwidth Products) or smaller 
capacitances and small Ron" [4] in the switching mechanism. 
Exceeding these limitations will introduce distortion of 
[4] P.E. Allen and E.S. Sinencio, Switched Capacitor 
Circuits, Van Nostrand Reinhold Co. NY. 1984, pg 401,421 
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the signal. The switched.integrator filter is also limited 
by the gai~ bandwidth product, but to a lesser degree. In 
the time domain analysis of the switched integrator filter, 
I! 
presented. in section IVb, it was noted that there are no 
impulse functions required at the switching transitions. 
This is not the case for the switched capacitor filter.· A 
time domain analysis for the switched capacitor filter 
shows that a step change of the state variables is required 
and this is limited by the op-amps. For-this reason it is 
reasonable to expect equal or better distortion and • noise 
characteristics from the switched integrator filter, 
especially at higher clock rates. 
A significant difference between the SCF and the SIF • 1S 
the tuning mechanism. Once external components are fixed, 
the typical switched capacitor filter is tuned by changing 
the clock frequency [1]. The switched integrator filter 
will give a constant characteristic for different clock 
frequencies providing the duty cycle remains constant. This 
allows the clock frequency to be set for optimum 
performance and the tuning adjusted independently. 
-Both types of filters depend upon controlled analog 
switches. Two types of switching mechanisms are developed 
and implemented in the switched integrator filter. One 
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·switching .. mechanism uses BJT circuitry to control' current 
( ( 
~gating to ·the integrator stages. The other switching 
} 
mechanism uses CMOS switching similar to the mechanism used 
in switched capacitor filters. 
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. Va.· BJT Swit~hed Integrators 
The cir·cuit ·shown in figure· 
bipQlar junction transistors 
. / 
voltage controled amplifier (or 
..r;! . ~. I ._ • 
... 'fl . 
,.. 
11 uses a matched set of 
(BJT's) configured as a 
VCA)'. The VCA is used to 
gate the input to the integrator. Using VCA's in state 
. I 
variable filters is not unusual • since filter center 
frequency can be changed by simply changing the gain of the 
integrator stages (6]. 
The log- antilog amplifier of figure 11 is a common VCA 
configuration based around op-amps (5]. The transfer 
function for the composite integrator structure is 
Vo/Vi = -(1/RCs)exp(-aVc) EQ 25 
where a =q/kT is a characteristic of the transistors· used 
[6]. By varying vc b~tween zero and approximately 150 
millivolts the transfer function will alternate between two 
values as shown in Eq 26. 
[5] Kiyoshi Fukahori, "A Bipolar Voltage-Controlled Tunable 
Filter", IEEE Journal of Solid State Circuits, Vol.SC-
16,Dec 1981, pp. 729-737. 
[6] Lehigh University,EE-350 Advanced Analog Design, Ciass 
Notes, Instructor was D.R. Frey, spring 1981. 
I 
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~·. Vo/Vi ·.= /j /RCs where {j = 1, for Ve .=; O Eq 26 
1/300, for Ve= 150 mV 
Viewing Reffective as R/(3 this result suggests an 
. ,integrator with the input alternately switched between two 
values of R a~ presented in the switched integrator 
~nalysis of section III. 
I 
The switched integrator filter using BJT switching ' 1S 
shown in figure l:3. . It is similar to the original op-amp 
circuit of fig'l:lre 2 except that a VCA precedes each 
integrator stage_ A clock generator; shown in fig. 12, is 
included to prodQce the control signal. The clock frequency 
used is 110 KHz for all circuits. The switching control 
circuitry is now described. 
The method o~ tuning control is to vary the duty cycle 
of the switching waveform. The duty cycle is controled by 
• • mixing an oscillator ramp output, generated by the 
circuitry of OA l, with a DC sig~1al. (Vfb) and applying the 
result to a seri~s of CMOS inverters. Wl'ien the ramp signal 
exceeds the. threshold level of the inverter input, the 
output goes low, The larger the DC signal upon which the 
ramp is superimposed, the sooner the the switching. 
threshold is reached during each ciock cycle. The inverters 
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buffer the signal to produce Ve. This output is low pass 
·filtered· to produce Vfb, a DC signal proportional to the 
,· 
duty cycle •. This signal is used to form an error signal in 
a typ·ical control system feedback approach. The error 
signal is the difference between the desired DC level 
(which is adjusted with a trim pot TPl) and the feedback 
signal which is proportional to the duty cycle. 
The ·degree of tunability for the switched integrator 
filter depends upon the amount of pulse width control which 
Q 
can be achieved. For narrower pulse widths the amplitude 
' 
may not achieve maximum swing .. due to slew rate limitations. 
The BJT circuit will handle this situation forgivingly. If 
a very narrow pulse width is selected which does not(reach 
full amplitude due to slew limitations, the transistors 
~ 
respond by not turning on as much and effectively 
increasing the on resistance. The linearity of the tuning 
relationship • 1S lost to duty cycle under these 
circumstances but the control is still present. 
The pe~formance of the BJT implementation was measured 
I 
and the results presented in section VIa. The BJT approach 
does require more op-amps than the unswitched filter of 
figure 2. This is a disadvantage when implementing the 
whole function on a single integrated circuit. 
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Vb. CMOS switched Integrators 
,. 
.. The switched integrator filter using CMOS transistors to 
switch the integrators is presented here. Since capacitors 
-are easily -fabricated in CMOS, this approach is appealing 
because a monolithic realization is made • easier. CMOS 
technology is used to produce switched capacitor filters on 
a single IC. 
The circuit shown in figure 14 utlilizes CMOS 
transistors, configured as analog switches, directly 
preceding an integrator stage. The resistor divider network 
shown is used to present a more uniform load to the op-amp 
driving the switched integrator. For example, if OAl were 
to drive the analog switch circuit directly the large 
impedence changes would cause current spikes which, due to 
op amp limitations, could distort the signal. With the 
resistor divider asA shown, OAl will drive into a nearly 
constant impedence. The disadvantage of the divider is that 
the signal levels applied to the integrator are 
significantly reduced. 
An additional benefit which arises from including the 
attenuator preceding the integrator is that the integrators 
natural time constant is significantly increased without a 
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large • increase in total resistance or any • increase • in 
capacitance. This is an important factor when tryin~ to 
manage the limited area involved if the whole system were 
to be incorporated on a single chip~ 
The signal gating is accomplished by a shunt-series 
' 
combination of switches·working in a complementary fashion. 
When the series switch is on the shunt switch is off and 
" 
vice-versa. The series analog s~itch serves as a gating 
device for the input signal. The shunt swttch provides a 
low impedence path to ground which will rapidly discharge 
, 
any parasitic capacitance from the series switch when it is 
turned off. If the parasitics of both switches are equally 
matched then current spikes can be minimized since similar 
impedences are always driven. Minimizing current spikes 
upon completely complementary switching. In 
complete elimination of feedthrough spikes • 1S 
depends 
practice 
difficult to ~achieve since the turn-on and turn-off 
characteristics of MOSFET's are not symmetrical.[7] 
I, 
The generation o~ the control clock signal is shown • in 
figure 15. The circuiry is similar to that used for the BJT 
filter except that the CMOS supp~ies are plus and minus 7.5 
I 
[7] Motorola Application Note AN220, "Field Effect 
Transistors in Chopper and Analog switching Circuits",1974. 
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volts and that a speci~l output driver ·circuit is needed. 
The clock swing is plus and minus 7.5 volts since they will 
be controlling analog switches. Driving the switches as 
hard as possible through the transition range of the 
incoming analog signals makes a more effective switch • 
• 
The series-shunt configuration of analog switches 
requires complementary control signals. Transistor drivers 
.and inverting amplifiers are used to provide complementary 
,q 
control signals as shown in figure 15. The output stage 
will give sharper transitions between states and less of a 
delay between the complementary outputs than would be 
obtained using the CMOS inverters. This provides a wider 
range of control over the output duty cycle than without 
the driver circuitry. 
/ .... 
The CMOS switched integrator filter is shown in figure 
16. The architecture ls identical to that of the BJT filter 
except for the switching mechanism. The tunable range of 
this circuit is not expected to be as large as that of the 
~ 
BJT filter since the turn-on characteristic is more of a 
discrete function. Narrower pulse widths which diminish in 
amplitude will either enable or disable the switch 
,,- ............. 
depending on the relative a~litude of the input signal. 
4 7 ."i • 
•• 
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The performance of the CMOS implementation was measured 
and the results are presented in section-vib. This appraoch 
/ 
uses less op-amps than the BJT approach but requires.a more 
complex clock circuitry and more resistors. 
\ ' 
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~, VI. Circuit Pex-formance 
The I previous section describes the circuits used for 
··-both the BJT and the CMOS implementations of the switched 
; 
integrator filter. This section describes their measured 
performance. After the laboratory setup I 1-S described, 
measurement on the filters to determine their tunable 
range, harmonic distortion and noise are presented. Several 
figures are included to show the transfer characteristics 
and the associated switching signals. 
The test circuits were built onto laboratory 
protoboards. High performance LF356 op-amps were used for 
the integrators and LM353 op-amps used in all other places. 
Component tolerances were typically 10%. Matched transistor 
f. 
circuits used.for gating purposes were MPS6700 for the BJT 
circuit, and CD4007 for the CMOS circuit. 
Measurement equipment included a Tektronix dual trace 
oscilloscope, Hewlett Packard 3577A network analyzer, and 
an HP7550A plotter. The network analyzer made frequency 
response measurements and produced magnitude and phase 
plots for the circuit under test. Results for each circuit· 
type are presented in the following section. 
\ 
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VIa. Results for BJT Switching 
. 
The BJT form of the switched integrator filter produced 
an excellent frequency response characteristic for high 
~ 
pass, low pass, note~ and bandpass filter functions. These 
results are displayed in figures 17 b through e 
respectively. The switching control waveform used to 
generate these waveforms is shown in figure 17a. A wideband 
plot of the highpa.ss response showing the effect of op-amps 
in the high frequency region is shown in figure 17f. The 
wideband plot shows the effect of op-amp gain bandwidth-
limitations. There is virtually no effect for audio 
bandwidth signals. 
The tunable range was from 20.5 Hz to 3460 Hz for the 
bandpass filter response. Two typical response curves are 
shown in figures 18 a and b along with their respective 
switching control signals. The nearly identical filter 
shapes for each center frequency shows the Q invariant 
' 
nature of this topology. 
The center frequency of the bandpass response is plotted 
as a function of the clock duty cycle in figure 19 along 
with the ideal curve (solid line) predicted from the 
analysis presented earlier. The ideal curve is derived 
50 
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Fig 17a. Clock Control Signal (BJT) 
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using equation 10 and equation 25 with R = 10 Kohm and c = 
4700 pF. This yields values Ron and Roff of 10 Kohm and 3 
Mohm respectively. The results show the duty cycle to 
provide a close to ideal control over filter tuning except 
for the limits of the tunable range. This is probably due 
to the distortion of the control signal near 0% and 100% 
duty cycle. The tunable range here is 168 to 1 with filter 
responses, translated 
spectrum. 
accurately over the frequency 
Harmonic distortion for inputs in the passband measured 
below -57 dBV for all harmonics of input voltages up to 5.0 
Vrms. Extreme signal distortion appeared for inputs over 
5.3 Vrms. This is probably due to exceeding the linear 
limits of the BJT circuitry. Harmonic di.stortion for input 
voltages up to 5.0 Vrms were not detectible for out of 
passband frequencies.· 
The -noise in the 10 Hz to 30 KHz bandwidth was 1.0 mv 
• • dynamic of 74.5 dB. Clock • rms g1v1ng a range noise 
feed through was less than 0.5 mV rms. The DC at the 
output varied between -25 mv and -46 mv as the filter was 
tuned. This variation is not linearly related to the duty 
cycle of the switching frequency. 
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VIb. Results for CMOS Switching 
The CMOS implementation also produced good frequency 
respons~ measurements although the tunable range was less 
than that of the BJT circuit. Two frequency response 
characteristics are shown in figures 20 a and b along with 
their respective control waveforms. 
The CMOS filter was tunable from 5.4 Hz to 487 Hz for a 
tunable range of 92 to 1. The duty cycle for 487 Hz was 
100% and for 5.4 was 1.83%. A continuous adjustment of 
frequency is not possible near 0% duty cycle. 
The bandpass filter center frequency is plotted as a 
function of clock duty cycle in figure 21. An ideal curve 
(solid line) is also presented in figure 21. The ideal 
curve is derived using equation 10 with Roff equal to 
infinity and Ron equal to 83.8 Kohm, which is the 
equivalent resistance det~rmined by solving the T network 
and using Rds (on) equal to 200 ohms for the analog 
switches. As with the BJT circuit, the results show the 
duty cycle to provide a linear control over filter tuning. 
Harmonic distortion for the CMOS configuration with 
inputs in the filter_passband is less than -59 dBV for all ) 
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harmonics of the input and for input levels up to 1 'vrms. 
For 2.0 Vrms inputs in the passband, all distortion 
products measured below -53 dB. Harmonic distortion for 
inputs out of the filter passband was undetectable. Signals 
began to clip for a 10.5 Vrms input. 
output noise in the 10 Hz to 30 KHz range was typically 
less than 1.9 mV rms. This gives a dynamic range of 74.9 
,:.. 
dB. Clock noise feedthrough is below 23 mV rms. 
A plot of the output DC component as a function of duty 
cycl.48 is presented in figure 22. The DC at the output 
• 
varies over a wide r~nge as the filter is tuned. This ~ 
variation is not linearly related to the duty cycle of the 
switching signal, and is undesireable. 
l, 
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VIc. Discussion of Data 
As mentioned earlier, the switched capacitor filter is 
used as a baseline for comparison for the switched 
integrator filters. This section compares the performance 
of the BJT and CMOS implementations of. the switched 
integrator filter with the performance of the switched 
capacitor filter. Switched capacitor specifications are· 
obtained from data sheets.(l] 
The typical switched capacitor filter has -54 to -58 
dB of harmonic distortion. Both the BJT and the CMOS 
implementations provide better harmonic distortion 
characteristics than the switched capacitor filter for 
inputs up to 1 Vrms. As input voltage is increased to 2 
Vrms, harmonic components are increased to -53 dBV in the 
CMOS case. Harmonic components remained below -57 dB for 
inputs up to 5 Vrms in the BJT case. No data is given for 
the input levels used to obtain the switched capacitor 
distortion specifications. 
Clock feedthrough is specified at 30 mV typical for the 
switched capacitor filter with a maximum near 60 mv. Again, 
both implementations of the switched integrator filter 
provide comparable results. The BJT circuit has cloCk 
' feedthrough components typically below 0.5 mV. The CMOS 
/ 
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circuit produced 23 mv typically of clock feedthrough. 
The switched capacitor filter can only achieve it's 
~ 
dynamic range and distortion characteristics for a specific 
clock to center frequency ratio of 50:1. Higher or lower 
ratios will degrade performance. This is not the case for 
the sw;tched integrator filter. The switched ·integrator 
filters described here perform better than the switched 
capacitor filter with respect to clock noise, distortion, 
and tunable range. The dynamic range of the switched 
integrator filter is not as good as the switched capacitor 
filter. However, the noise floor of the circuits built 
could probably be improved thus increasing dynamic 
The protoboard circuits used are a common source of 
problems. 
range. 
I 
noise 
Both the BJT and the CMOS circuits provided a well 
behaved tunable filter. In addition, the tuning for each 
filter type can be· accurately predicted by the analysis of 
section III by determining the equivalent on and off 
impedences of each switching mechanism used. The 
performance is good enough to consider switched integrator 
filters in most applications where a switched capacitor 
filter may be used. 
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VII. Conclusion 
In this paper it has been shown that switched resistor 
integrators may be used in a state variable filter topology 
to achieve a flexible tunable filter. The state variable 
filter topology was chosen because it allows for the 
independent adjustment of Q and filter center/cutoff 
frequency. It also allows highpass, lowpass, bandpass and 
notch filter responses from the same circuit. Filter tuning 
is accomplished -by varying the time constant of each 
integrator stage. 
The filter design utilizes the fact that integrators may. 
be tuned • using periodically switched resistors. 
Periodically switched integrators were shown to be 
equivalent to unswitched integrators • using equivalent 
integrator time constants. The general switched resistor 
integrator was analyzed by explicitly modeling the on and 
off resistance of the switching mechanism, giving the 
transfer function, 
H(s) = - (1/T){(T-T/CRoff) + ( 7/CRon)}(l/s) 
where Tis the switching period and Tequals the on time of 
the switch. This result assumes that the period T I is 
sufficiently small to minimize the errors due to sampling. 
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An analysis of ,the filter as a whole, using switched 
integrators, has shown that a switched resistor filter may 
~also be modeled as an equivalent unswitched filter. The 
switched 
obtained 
integrator filter transfer function may be 
' from an unswitched filter • using an equivalent 
integrator time constant. This time constant is found by 
replacing the switching mechanism with an equivalent 
resistor of value 
1/Requi v = (T/r Ron) + (T/ (T - r) Roff) 
where Ron and Roff are dependent upon the characteristics 
of the switching mechanism. As • in switched capacitor 
filters, high sampling rates are needed to reduce sampling 
errors. 
The switched integrator filter was implemented using two 
different approaches to switching. A BJT circuit and a CMOS 
circuit both provided widely tunable structures with less 
distortion than a typical switched capacitor filter. Clock 
noise measurements were also better than those of the 
switched capacitor filter. However, a DC signal at the 
filter output was observed in both the BJT and the CMOS 
implementations. This DC signal varied with the clock 
signal duty cycle and was the only observable disadvantage 
of the switched. resistor filter. Of the two circuit 
implementations, the BJT circuit showed a wider controlable 
.... 
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tuning range than did the CMOS circuit. The BJT circuit 
also displayed lowe~ distortion and clock noise feedthrough 
than did the CMOS circuit. The BJT circuit had much less DC 
output variation than the CMOS circuit. 
The switched integrator filter has been shown to provide 
an alternative to the switched capacitor filter. If these 
circuits were realized monolithicly, the • convenience of 
switched capacitor filters, with better performance 
characteristics, could be achieved. A way of minimizing the 
DC feedthrough at the output, however, still needs to be 
developed. 
.f 
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